ABSTRACT A SiGe-channel junctionless-accumulation-mode (JAM) PMOS bulk FinFETs were successfully demonstrated on Si substrate with PN junction-isolation scheme for the first time. The JAM bulk FinFETs with fin width of 18 nm exhibits excellent subthreshold characteristics such as subthreshold swing of 64 mV/decade, drain-induced barrier lowering (DIBL) of 40 mV/V and high I on /I off current ratio (>1 × 10 5 ). The change of substrate bias from 0 to 5 V leads to the threshold voltage shift of 53 mV by modulating the effective channel thickness. When compared to the Si-channel bulk FinFETs with fin width of 18 nm, Si and SiGe channel devices exhibits comparable subthreshold swing and DIBL. For devices with longer fin width, SiGe channel devices exhibits much lower DIBL, indicating superior top-gate controllability and robustness to substrate bias compared to the Si channel devices. A zero temperature coefficient point was observed in the transfer curves as temperature increases from −120 to 120 • C, confirming that mobility degradation is dominantly affected by phonon scattering mechanism.
I. INTRODUCTION
THE recent scaling down of CMOSFETs poses a challenge to industrial fabrication of ultra-shallow and abrupt source/drain (S/D) junctions [1] . In response, a junctionless (JL) FET was proposed [2] and demonstrated [3] with unique features of a uniformly and homogeneously doped channel from the source to the drain. The JL FET is well known to have stronger immunity against short-channel effect (SCE) than inversion-mode (IM) FETs because it has a longer effective channel length than the physical channel length [4] - [6] .
To alleviate the problems arising from the heavily doped channel of JL FET such as increased ionized impurity scattering, random dopant fluctuation, and subthreshold swing (SS), the channel concentration needs to be lowered. Such measures, however, result in an increase of the S/D parasitic resistance and a reduction of the drain current. Therefore, a junctionless accumulation-mode (JAM) FET has been developed by introducing additional S/D implantation into a JL FET [7] - [9] .
To obtain a fully-depleted channel at the off state, most JL FETs have been evaluated on an ultra-thin body FET based on either a silicon-on-insulator (SOI) substrate or as a nanowire FET [10] - [12] . Although our group has demonstrated a Si-channel JAM bulk FinFET aimed at attaining threshold voltage (V th ) control by substrate bias (V b ), low substrate cost compared to SOI and compatibility with the standard CMOS process [13] , isolated junction of Si-channel devices suffered junction breakdown under high substrate bias (V b > 3 V).
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improved gate electrostatics owing to higher dielectric constant of Ge in a multi-gate scheme [14] . Despite such merits of Ge channel, reported subthreshold characteristics are severely degraded due to the low quality of Ge epitaxial layer on Si substrate and inferior interface property between dielectric and channel. In this work, a SiGe-channel JAM bulk FinFET was demonstrated on Si substrate for the first time to make use of the advantages resulting from high mobility and high dielectric constant of SiGe while achieving relatively mitigated density of the interface trap compared to that of Ge. Also, lower diffusivity of boron in SiGe makes SiGe channel a promising PMOS channel candidate beyond Si channel for JAM bulk FinFET from the viewpoints of improved SCE and robustness to substrate bias.
II. DEVICE FABRICATION
The key fabrication processes have been described including the schematic view of our JAM FET in the previous work [13] . Starting with 8-inch n-type bulk Si substrate, an undoped 15-nm-thick SiGe epi-layer was grown to be Ge composition of 30% using ultra-high-vacuum CVD. Phosphorus ion implantation for a channel-stop was performed to obtain a phosphorus concentration of 1 × 10 17 cm −3 in the uppermost region of the underlying n-type Si. Boron ion implantation was then carried out for SiGe channel doping with a concentration of 1 × 10 18 cm −3 . Both implant energies of the above-mentioned implantations were targeted to make a 15-nm-thick p-type SiGe channel. A photo-resist trimming technique was applied to reduce the fin width and gate length, varied from 12 to 43 nm and from 120 to 1000 nm, respectively. After gate patterning, additional S/D implantation of boron was performed for the formation of heavily doped S/D > 1 × 10 20 cm −3 , followed by spike annealing at 1020 • C for 1 second in N 2 ambient. The equivalent oxide thickness of hafnium oxide (HfO 2 ) and titanium nitride (TiN) gate stacks was extracted to be ∼1.4 nm from a MOS capacitor as described in our previous report [13] . Fig. 1 shows cross-sectional transmission electron microscope (TEM) images of the JAM SiGe bulk FinFETs. When the fin width (W fin ) was defined as the bottom width of the p-type SiGe fin, W fin was measured to be ∼23 nm and ∼43 nm, in Fig. 1(a) and (b) , respectively. Partial exposure of the underlying n-type fin was inevitable for tri-gate scheme. The fin height of the underlying n-type Si fin ranges were controlled from ∼23 to ∼28 nm by the wet dip process of high density plasma oxide. The total physical thickness of ALD-HfO 2 was found to be ∼8 nm, comprising the HfO 2 layer of ∼7 nm and interfacial oxide of ∼1 nm. The secondary ion mass spectroscopy data shows a junction-isolated doping profile with a p-type channel having average boron concentration of 1 × 10 18 cm −3 and an underlying n-type Si of phosphorus concentration of 1 × 10 17 cm −3 although it is not shown in this paper.
III. RESULTS AND DISCUSSION
The performance of SiGe-channel JAM FinFETs was measured at room temperature using a semiconductor device analyzer (Agilent Technologies, Model B1500). Fig. 2 shows the transfer curves of the JAM SiGe device with W fin = 18 nm and L G = 180 nm, providing superior transfer characteristics such as SS min = 64 mV/dec., DIBL = 40 mV/V, and I on /I off ratio > 1 × 10 5 . The SS extracted from Fig. 2 remains less than ∼90 mV/decade over three decades of drain current, as shown in Fig. 3 .
Figs. 4 and 5 show the effect of the channel dimensions on the device characteristics. Here, V th = V th − V th (at W fin = 12nm). The increase of fin width weakened the gate controllability, resulting in the increases of SS and DIBL as shown in Fig. 4 . SS was relatively higher in SiGe device, because of relatively higher interface trap density than Si device. Si and SiGe channel devices shows comparable levels of DIBL for small fin width. However, SiGe channel device shows much lower DIBL for larger fin width. Such lower 124 VOLUME 2, NO. 5, SEPTEMBER 2014 Fig. 7 . Here, the V b was applied to the underlying n-type Si substrate by chuck-biasing on the backside of the wafer. The JL FET has been reported to be more sensitive to substrate bias than an IM FET because of bulk conduction mechanism [15] . It was observed that both the substrate current (I b ) and the gate leakage current (I g ) were negligible in Fig. 6 . Given that I b was less than 1 × 10 −10 A, the partially exposed underlying n-type VOLUME 2, NO. 5, SEPTEMBER 2014 125 Si fin did not form any parasitic channel. When compared to our previous work [13] , shown in Table 1 , SiGe channel device shows much lower threshold voltage variation at higher substrate bias, indicating superior top-gate controllability of SiGe device because of SiGe channel's higher dielectric constant compared to Si channel in a FinFET structure. Also, the robust junction-isolation of SiGe channel withstands over 5 V of substrate bias, much higher than that of Si channel reported in our previous work [13] . Fig. 8 shows that an increase of temperature leads to both a V th decrease and SS increase, presenting the existence of a zero temperature coefficient (ZTC) point, contrary to the absence of a ZTC point in previously reported JL FETs [16] , [17] . The temperature dependent performance of SiGe channel FinFETs was measured with chamber probe station (MS Probe Station, Model MST-1000B). Here, the ZTC point is the gate voltage where the drain current does not change by varying temperature, and it is important for analog circuit design with temperature stability and reliable circuit operation [17] . The conventional JL FETs with channel doping concentration of more than 1×10 19 cm −3 have been reported to show temperature-independent mobility because of enhanced Coulomb scattering comparable to phonon scattering [16] . Meanwhile, the relatively low doping channel concentration 1 × 10 18 cm −3 of our JAM bulk FinFET was found to give rise to mobility degradation dominated by phonon scattering rather than Coulomb scattering at high temperature.
When compared with JAM Si-channel FinFETs in our previous work [13] , JAM SiGe-channel FinFETs in this work show improved DIBL characteristics and low I b under high V b (5 V) because of their superior top-gate electrostatics and more robustness to substrate bias, respectively. As further works, gate length scaling of our SiGe-channel JAM bulk FinFETs can be reinforced by tuning either the S/D additional implant process conditions or the gate spacer material/sidewall thickness, given that JAM FETs with normal transfer characteristics have been reported down to L G = 20 nm despite abrupt degradation of SS and DIBL [10] , [11] .
IV. CONCLUSION
In conclusion, SiGe-channel JAM bulk FinFETs were successfully demonstrated on Si substrate for the first time. Outstanding transfer characteristics were achieved from the JAM devices with W fin of less than 18 nm. The JAM devices with various fin width give superior subthreshold characteristics resulted from enhanced top gate controllability and robustness to substrate bias compared to Si-channelbased devices. The substrate bias allowed modulation of V th owing to the virtue of a body-tied FET with suppressed I b of less than 1 × 10 −10 A. A zero temperature coefficient point was observed, confirming that mobility degradation was dominantly affected by phonon scattering mechanism.
